Homepage: https://github.com/AdamNiederer/riscv-mode
Updated: 2022-Sep-15
Major-mode for RISC V assembly
riscv-mode provides syntax highlighting, code execution with spike, and syntactic indentation